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Abstract
The maximum mean weight cycle problem is well-known: given a digraph G with weights
c :E(G) → R, 2nd a directed circuit in G whose mean weight is maximum. Closely re-
lated is the minimum balance problem: Find a potential  :V (G) → R such that the numbers
slack(e):=(w)− (v)− c((v; w)) (e= (v; w)∈E(G)) are optimally balanced: for any subset of
vertices, the minimum slack on an entering edge should equal the minimum slack on a leaving
edge. Both problems can be solved by a parametric shortest path algorithm.
We describe an application of these problems to the design of logic chips. In the simplest
model, optimizing the clock schedule of a chip to minimize the cycle time is equivalent to a
maximum mean weight cycle problem. It is very important to 2nd a solution with well-balanced
slacks; this problem, in the simple model, is a minimum balance problem.
However, in practical situations many constraints have to be taken into account. Therefore
minimizing the cycle time and 2nding the optimum slack distribution are more general problems.
We show how a parametric shortest path algorithm can be extended to solve these problems
e:ciently.
Computational results with recent IBM processor chips show that the cycle time reduces
considerably. Moreover, the number of critical paths (with small slack) decreases dramatically.
As a result we obtain signi2cantly faster chips. The running time of our algorithm is reasonable
even for very large designs. ? 2002 Elsevier Science B.V. All rights reserved.
1. Introduction
In this paper we consider the maximum mean cycle problem in digraphs, the min-
imum balance problem, and generalizations. We show how these problems apply to
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Fig. 1. A sample chip.
a major problem in the design of very large scale integrated (VLSI) circuits. We
encounter the rare case that the original practical problem (with all constraints and
without any simpli2cation!) can be solved optimally by e:cient algorithms.
A main goal in the design of logic chips is maximizing its frequency. All compu-
tations on a chip are synchronized by certain storage elements which receive a clock
signal periodically. The period is called the cycle time; its inverse is the frequency of
the chip.
In each period each storage element (latch) stores one bit. In the next period a 2xed
logical function is evaluated; the inputs are the bits stored in the previous period and
some external inputs. Some of the output bits of the logical function are forwarded to
the exterior, the others are stored in the latches; they will be input to the function in
the next period.
The begin and end of a period for a certain latch is determined by a periodical clock
signal arriving at that latch. The output bit of the function must arrive at this latch
before the clock signal, and the propagation of this bit for computation in the next
period begins when the clock signal has arrived.
The computation is done by a network of logical gates through which signals are
propagated. If the clock signals arrive at all latches simultaneously, then the minimum
possible cycle time is determined by the slowest computation, i.e. the longest path in
the network. Here the length of a path is its propagation delay; this depends, among
other things, on the number and type of gates and their positions. In this paper we
assume these lengths to be 2xed (already optimized).
Consider the very primitive example of Fig. 1: we have four latches (A, B, C,
D) and seven paths between pairs of latches, each containing one or two gates. In
this example there are no external inputs and outputs. For our purposes, the relevant
information is shown in Fig. 2: the latches, the paths, and their lengths (which reGect
the propagation time along the paths). From these numbers we see that the cycle time
must not be shorter than 14 time units: this is the time the signal from D to A needs.
So we have simultaneous clock signals at time 0, 14, 28, 42, and so on.
However, if we allow individual clock arrival times at the latches, we can do better:
By having clock signal arrival times at latch B one unit earlier and at latch D four
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Fig. 2. Latch graph of the sample chip.
units earlier (than at A and C), we can achieve a cycle time of 10:
• Clock signal at latch A: 0; 10; 20; : : :
• Clock signal at latch B: −1; 9; 19; : : :
• Clock signal at latch C: 0; 10; 20; : : :
• Clock signal at latch D: −4; 6; 16; : : :
One easily checks that all data signals arrive in time: for example the path from D to
B has length 11, and the allowed time is 9− (−4) = 13 units.
Observe that there exists a circuit in the “latch graph” of Fig. 2 which has mean
weight 10. Indeed, the maximum mean weight of a circuit equals the optimum cycle
time.
So the problem reduces to a maximum mean cycle problem: given a digraph G with
edge weights, 2nd a directed circuit in G whose mean weight (total weight divided
by number of edges) is maximum. Karp [6] showed that this problem can be solved
in O(nm) time, where n and m denote the number of vertices and edges, respectively.
Although this is still the best theoretical bound, other algorithms such as the O(nm+
n2 log n) parametric shortest path algorithm of Young et al. [22] are faster in practice.
However, the above solution has a serious disadvantage: four out of seven paths
have zero slack: if any of these propagation times is larger than estimated, the chip
will not function correctly anymore. To make the design more robust we prefer to have
as large slacks as possible on as many paths as possible. For example if we change
the clock signal arrival times at latch C to −4; 6; 16; : : : ; the solution remains valid,
but the paths incident to C now all have slack at least 4. We of course prefer such a
solution
There are two ways of formalizing this concept: Let G be a digraph and c :E(G)→
R. First, one could consider the vector of all slacks in nondecreasing order. We prefer
one solution to another if this vector is lexicographically greater. In other words, we
look for a potential  :V (G) → R such that the vector of slacks slack(e):=(w) −
(v) − c((v; w)) (e = (v; w)∈E(G)) in nondecreasing order is lexicographically
maximum.
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The second way of formalizing the concept is to consider the following necessary
condition for a solution to be called optimal: For any latch, and in fact for any group
of latches, the minimum slack on an entering edge should equal the minimum slack
on a leaving edge:
min{slack(v; w): v ∈ X; w∈X }
=min{slack(v; w): v∈X; w ∈ X } for all X ⊆ V (G): (1)
If this were not true, we could improve the solution by changing the arrival time of
all latches in a group X violating (1) by some constant.
In fact, the two models are equivalent. If G is strongly connected, (1) is satis2ed by
a unique  :V (G) → R (up to addition of a constant); see [16]. Hence for this  the
vector of slacks in nondecreasing order is lexicographically maximum. This problem
is known as the minimum balance problem [16,22].
We shall extend the above observations to a very general model comprising all
situations on practical chips. In the general model minimization of the cycle time is
not a pure maximum mean cycle problem, but the following more general problem:
given a digraph G with edge weights, and a partition of the edge set into red and green
edges, 2nd a directed cycle in G maximizing the total weight divided by the number of
red edges. This is a special case of the maximum ratio cycle problem (all edge times
are 0 or 1), which can be solved in O(min{n3 log2 n; n3 log n + mn log2 n log log n})
time [11].
Moreover, the slack balancing problem is not a pure minimum balance problem, but
the following (more general) problem: given a digraph G with edge weights, and a
partition of the edge set into red and green edges, 2nd a potential  :V (G)→ R such
that each green edge has nonnegative slack and the vector of slacks of red edges, in
nondecreasing order, is lexicographical maximal.
We show that these problems (and extensions discussed in Section 6) can also be
solved with a parametric shortest path algorithm in O(nm+ n2 log n) time.
This paper is organized as follows. After introducing the problem of 2nding an op-
timum clocking schedule with a very simple model in Section 2, a general formulation
is developed in Section 3. In Section 4, it is shown that the problem reduces to a max-
imum mean weight cycle problem in a digraph. This can be solved by the algorithm
of Young et al. [22], of which an outline is given.
Then we develop an algorithm which takes additional objectives into account. In
Section 5 we 2rst consider slacks on signal paths. We obtain a solution where as few
as necessary signal paths are critical. In Section 6 it is shown how this algorithm can
be modi2ed to increase the slacks on the clocktree paths. Moreover, slacks on signal
paths and clocktree paths can be maximized simultaneously.
Computational results with recent IBM processor chips in Section 7 demonstrate the
power of our method. The cycle time of the chips is improved by between 2.5 and
5.5%. Moreover, the number of critical signal and clocktree paths (with zero or small
positive slack) decreases substantially. The running time of the algorithm is reasonable
even for latch graphs with several million edges.
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2. A simple model
In this section we describe a very simple model for clock scheduling, and show how
to optimize the cycle time. This model and the algorithmic solution will be extended
in the subsequent sections to reGect very general situations.
A logic chip has a set P of primary (=external) inputs and a set Q of primary
outputs. Moreover, there is a set S of storage elements which we assume to store one
bit each (e.g. Gip-Gops or latches). The chip works in time intervals, called cycles, of
equal length T . T is called the cycle time of the chip. All the computations of the
chip can be described by a boolean function B : {0; 1}P∪S → {0; 1}Q∪S . In each cycle
B is computed, i.e. the values at the primary inputs and the storage elements are used
to compute values at the primary outputs and new values to be stored in S; these will
be reused as input of B in the next cycle.
The input signals arrive at the primary inputs with the frequency 1=T , i.e. at time
p; p+T; p+2T , etc. for each p∈P. The output signals are expected to arrive at the
primary outputs at time q; q+T; q+2T , etc. for each q∈Q. The numbers p(p∈P)
and q(q∈Q) are—together with B—part of the speci2cation of the chip.
The storage elements receive clock signals with the same frequency 1=T . A special
network, the clocktree, distributes one or more clock signals to the storage elements. A
simple storage element s∈ S works as follows: At certain times xs; xs + T; xs +2T etc.,
the result of B for s is expected at the data input of s; at the same time (or slightly
later) this value is available at the data output of s and can be used as input for the
next computation of B. The time xs depends on the clock signal arriving at s and is
not 2xed in advance.
Let G be the graph with V (G) = P ∪ Q ∪ S whose edges correspond to signal
paths: There is an edge (v; w) if the output w of B depends on the input v, i.e. if
B(z)w =B(z′)w for some vectors z; z′ ∈{0; 1}P∪S with zu = z′u for all u∈ (P ∪ S) \ v.
(Subscripts denote component vectors.)
To be precise, there might be a path from v to w although w does not depend on
v. Such so-called false paths can be ignored if they are detected. However, it is often
impossible to detect all false paths (this is coNP-hard problem).
For each path from v to w the propagation time of the signal from v to w may
vary due to process variations, temperature etc. So we have bounds tminvw and t
max
vw for
the minimum and maximum propagation time over all paths from v to w. Since the
network without the latches is acyclic, the graph G and the bounds on the propagation
times can be computed by simple forward propagation in topological order.
The chip works correctly if every signal arrives in time:
xv + tmaxvw 6 xw + T for all (v; w)∈E(G); (2)
and no signal arrives too early (i.e. during the previous cycle):
xv + tminvw ¿ xw for all (v; w)∈E(G): (3)
Here T is the cycle time and xs (s∈ S) are variables, while xv:=v for v∈P∪Q are
given constants. (2) are sometimes called late mode constraints (also known as zero
clocking or setup test), (3) are early mode constraints (double clocking or hold test).
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In our introductory example (Figs. 1 and 2) we ignored early mode constraints. For
example, if the minimum propagation delay from latch D to latch C is 3 units (this is
quite realistic if the maximum is 6 units), then the clock signal at D must not arrive
more than 3 units earlier than the clock signal at C.
In older designs all xs (s∈ S) had approximately the same value which was 2xed
at an early stage. The main advantage of this so-called zero skew approach is its
simplicity. A network distributing the clock signals (the clocktree) can be designed in
order to guarantee (almost) zero-skew (i.e. simultaneous clock signals); algorithms for
this task have been described by Tsay [20] and Muuss [12]. However, this is also true
for prescribed arrival times with nonzero skew.
The zero-skew approach has several disadvantages. The most striking one is that the
cycle time can be improved by choosing the xs individually. We shall show now how
to choose the xs optimally to minimize the cycle time. Later we show how to obtain
a solution where only very few paths on the chip are critical.
In future technologies further disadvantages of the zero-skew approach will also
become important. If all storage elements switch at the same time, a very large ca-
pacitance has to be loaded simultaneously. The eRect is that the supply voltage can
Guctuate considerably. Moreover, crosstalk on parallel wires, especially in the clock-
tree, is a more serious problem with the zero-skew approach. Both eRects lead to
unpredictable timing behaviour and can cause the chip to fail.
How can we choose the numbers xs optimally? Let us ignore (3) for a moment.
Then minimization of the cycle time T is quite easy: Contract the set P ∪Q in G to a
special vertex r. In the resulting graph G′ we de2ne edge weights c((v; w)):=tmaxvw for
(v; w)∈E(G) ∩ (S × S) and
c((r; w)):=max{tmaxpw + p : p∈P; (p;w)∈E(G)};
c((v; r)):=max{tmaxvq − q : q∈Q; (v; q)∈E(G)}:
Then we have:
Proposition 2.1 (Vygen [21]). The maximum mean weight of a directed circuit in
G′ with respect to c equals the minimum cycle time T such that values xs (s∈ S)
satisfying (2) exist.
Proof. Let T and xs (s∈ S) be a solution of (2); and let C be any circuit in G′; say
with vertices v0; v1; : : : ; vk = v0 in this order. Setting x(r):=0 we have
k∑
i=1
c((vi−1; vi))6
k∑
i=1
(T + x(vi)− x(vi−1)) = kT;
so the mean weight of C is at most T .
On the other hand, if T is the maximum mean weight of a circuit in G′, de2ne
c′(e):=T − c(e). There is no negative circuit in G′ with respect to c′, so we can
compute a shortest path potential  : V (G′) → R with (w)6 (v) + c′(v; w) for all
(v; w)∈E(G′). Setting x(v):=(r)−(v) for all latches v we obtain a solution satisfying
(2).
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So the problem reduces to a maximum mean cycle problem, which is well-solved
[6,22].
3. The general problem
To formulate the general problem we have to take a closer look at the storage
elements. The clock input of a storage element s∈ S has the value 1 in the time from
as to bs, then again from as + T to bs + T , from as +2T to bs +2T and so on. In the
remaining time it has the value 0.
When the clock input has the value 1, the storage element is open, i.e. it stores the
value currently seen at the data input. When the clock input has value 0, the stored bit
remains unchanged. (Sometimes the roles of 0 and 1 are interchanged, but this does
not matter.) At any time, the stored bit is available at the data output for subsequent
computations.
To model this situation we need two variables per storage element instead of just
one. We may shift the clock input for each s∈ S by some value ys, meaning that the
clock input has the value 1 in the time intervals [as+ys; bs+ys]; [as+ys+T; bs+ys+
T ]; [as + ys + 2T; bs + ys + 2T ] and so on. We assume that the length of the interval
bs − as cannot be changed.
Since the shifting times ys have to be realized by a clocktree, it is reasonable to
impose a lower bound ls and an upper bound us on ys for each storage element s:
ls6ys6 us (s∈ S): (4)
Moreover, we have a variable xs for the time when the data signal is valid at the data
input of s. Of course, we must have
as + ys6 xs6 bs + ys (s∈ S) (5)
and the data signal should remain valid within the whole interval [xs; bs + ys]. For
primary inputs and outputs v we set yv =0 and av = bv = xv (this value corresponds to
v in the previous section).
A data signal might encounter more than one storage element per cycle (for example
in designs using transparent latches). So for each signal path from v to w it has to
be speci2ed whether a signal starting at s within the time interval [av; bv] must arrive
before bw (i.e. in the same cycle) or before bw + T (i.e. in the next cycle). In the 2rst
case we set &vw:=0, in the second case we set &vw:=1.
Then the late mode constraints read as follows:
xv + tmaxvw 6 xw + &vwT for all (v; w)∈E(G); (6)
where G is de2ned as in the previous section. For the early mode constraints we have
to take the whole intervals into account where the storage elements are open:
av + yv + tminvw ¿ bw + yw + (&vw − 1)T for all (v; w)∈E(G): (7)
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Fig. 3. Two master–slave latches with clock signals C1 and C2 and a signal path in between.
Fig. 4. Clock signals at a master–slave latch: voltages as functions of time (0=low voltage, 1=high voltage).
This describes a quite general model. In the simple model of Section 2 we considered
only the case where as = bs for all s∈ S and &vw = 1 for all (v; w)∈E(G). Although
it is technically impossible to generate a clock signal which is 1 at a single point of
time only, the simple model has some practical relevance: A commonly used storage
element is the so-called master–slave latch. Fig. 3 shows two master–slave latches with
a signal path in between. A master–slave latch has two clock inputs, one data input
and one data output. It works as if it would consist of two simple storage elements,
where the data output of the 2rst one is connected to the data input of the second one.
Moreover, the clock input of the second part is roughly the inverse of the clock signal
for the 2rst part (see Fig. 4).
As long as the 2rst clock signal C1 is 1, the value arriving at the data input is stored.
If the 2rst clock signal is 0, it does not change anymore. Now if the second clock
signal C2 is 1, the stored bit is visible at the data output, and the new computations
begin. If the falling edge of C1 arrives at the same time as the rising edge of C2, then
such a master–slave latch behaves like a simple latch which is open only at one point
of time. However, it is also possible to have two independent clock signals arriving at
the latch. This may of course lead to better solutions. Moreover, it is possible to have
combinational logic (without storage elements) in between; this common technique is
known as cycle stealing [14,19,10,9].
In the above general model a master–slave latch can be represented simply by two
simple storage elements s and s′. Then we shall usually have tminss′ = t
max
ss′ = 0. This
may be used to eliminate the variable xs′ (Set it to max{xs; as′ + ys′}). However,
this increases the number of constraints. It is not a priori clear whether this substitu-
tion is computationally favorable or not; indeed this depends on the structure of the
design.
In the next section we show how to e:ciently solve the above de2ned linear program,
i.e. minimize the cycle time T subject to constraints (4), (5), (6) and (7). After that
we shall distribute slacks on signal and clock paths optimally.
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Our model is quite Gexible. Additional technical constraints can easily be incorpo-
rated. For example one can model dynamic circuits by constraints of the same type as
above in a straightforward way. Some other constraints (end-of-cycle test, simultaneous
clock signals for registers) will be mentioned in Section 7.
Another advantage of this model is that there is no need to distinguish between
master–slave latches, simple level-sensitive latches (where as ¡bs; one also speaks
of transparent latches) and edge-triggering Gip-Gops (where as = bs). It includes all
previous models for cycle time optimization, see [4,14,18,17,2,13,21].
4. Computing the optimal cycle time
Observe that each of the inequality constraints (4), (5), (6) and (7) has one or
two x- or y-variables and in addition possibly the special variable T . If a constraint
has two x- or y-variables, they have opposite sign. To have exactly two variables per
inequality we introduce an arti2cial variable z0 (corresponding to r in Section 2) which
we assume to have value zero. For technical reasons we substitute (:=−T and obtain
a linear program of the following very special type:
max (
s:t:
zi + cij¿ zj for (i; j)∈E1; (8)
zi + cij − (¿ zj for (i; j)∈E2; (9)
where ( and z0; z1; z2; : : : ; zn are variables, the cij are constants and E1; E2 ⊂ {0; : : : ; n}×
{0; : : : ; n}. Each constraint (4) corresponds to two elements (i; 0); (0; i) of E1, each con-
straint (5) corresponds to one element of E1, and each of the constraints (6) and (7)
corresponds to an element of E1 or E2, depending on the -constant.
Note that assuming z0 = 0 causes no loss of generality since adding a constant to
all variables zi does not aRect feasibility.
Now we translate our linear optimization problem to a network problem. Given the
above linear program we construct a directed graph G′ = (V; E) as follows: For each
variable zi there is a vertex vi. For a constraint of type (8) we have a directed edge
from vertex vi to vertex vj of cost cij. For a constraint of type (9) we also have an
edge from vi to vj, but the cost is cij − (. Such an edge is called parameterized: the
cost of the edge depends on the parameter (.
As an example, Fig. 5 shows the vertices and edges of G′ for two master–slave
latches with a signal path in between (from left to right). Each master–slave latch
consists of two simple latches, and for each simple latch we have an x-variable (on
top) and a y-variable. So there are four variables (vertices) for each master–slave
latch; the arti2cial variable z0 is represented by the vertex at the bottom. There are
eight edges for constraints of type (4), eight for type (5), three edges for type (6) and
three for type (7). Three of the edges are parameterized.
We are looking for the maximum value for ( such that values for the variables zi
exist which ful2ll all constraints. It is easy to see that such values exist if and only if
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Fig. 5. The vertices and edges in G′ for two master–slave latches and a signal path in between as shown
in Fig. 3. The bold edges are parameterized.
the digraph G′ does not contain a directed circuit of negative cost (negative circuit, for
short). This is proved similar to Proposition 2.1; see [18,17,19,2]. In fact, our problem
can be formulated as follows: given a digraph G with edge weights, and a partition
of the edge set into red and green edges, 2nd a directed circuit in G minimizing the
total weight divided by number of red edges.
The above LP with constraints (9) and (8) might be infeasible in some cases (if
there is a negative circuit consisting of unparameterized edges only). Our algorithm
detects infeasibility and returns the negative circuit(s) causing the problem. Usually
one can cope with this by omitting some early mode constraints: these can be met
by inserting buRers (increasing the delay of the path). In fact it is usually not good
to take all early mode constraints into account because this might increase the opti-
mum value of the LP (hence the cycle time); one usually prefers inserting a buRer.
As we describe in Section 7 we incorporate early mode constraints only after having
determined the best possible cycle time. In the following we assume that the LP is
feasible.
Previous authors solved this LP either by linear programming [4,14] or by binary
search with a subroutine testing for a negative circuit [18,17,19,2,13]. However, due
to its special structure the problem can be solved more e:ciently by a direct com-
binatorial algorithm of Young et al. [22]. We brieGy describe their algorithm (which
was originally designed for parametric shortest paths) since we shall extend it in Sec-
tions 5 and 6. For a detailed description and an e:cient implementation see also
B'unnagel [1].
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The algorithm computes a sequence −∞ = (06 (16 · · ·6 (k of values for the
parameter ( and a sequence T1; : : : ; Tk of shortest paths trees in G′ from a speci2ed
vertex r, the root (in our case we can take the vertex corresponding to the arti2cial
variable z0: all vertices are reachable from this vertex), such that Ti is a shortest paths
tree for all parameters ( with (i−16 (6 (i (i = 1; : : : ; k). The last value (k will be
the solution of the linear program.
We start by computing a shortest paths tree for ( = −∑e∈E |c(e)|. This value of
( is small enough such that no negative circuit (i.e. directed circuit of negative total
cost) exists. The resulting tree is T1.
Assuming that Ti is already computed we show how to compute (i and Ti+1. Let Prv
be the path form r to v in Ti. We check for each edge e=(u; v) whether the path Pru+e
contains more parameterized edges than Prv. If so, Pru+ e is a potential pivot path and
e is a potential pivot edge. For some value (e the path Pru+e will be shorter than Prv.
(i is the minimum value (e for all potential pivot edges e. One edge e= (u; v) with
the minimum value (e becomes the pivot edge. We perform a pivot step by deleting
the edge with head v from Ti and inserting edge e. The resulting tree is Ti+1.
If adding the pivot edge e results in a directed circuit, the algorithm stops. The cost
of this directed circuit is zero for (e, and (e=(k is the maximum value of ( such that
G′ contains no negative circuit.
The last tree Tk also provides a solution for the variables zi: one can set zi to the
cost of the path Prvi in Tk for ( = (k . This solution is also called a shortest paths
potential.
The worst-case running time of this algorithm (with an e:cient implementation) is
O(nm + n2 log n) where n = |V (G′)| and m = |E(G′)|. However, it is much faster in
practice as the experimental results will demonstrate.
We showed how to determine the clocking schedule with the optimum cycle time.
However, the solution obtained so far has a serious drawback. Many inequalities of
the linear program (in particular all whose corresponding edges belong to the tree Tk)
are satis2ed with equality. If such a tight inequality corresponds to a signal path, then
this path will be critical, i.e. the slack is zero. In the next section we show how the
slack can be increased for many critical signal paths. In Section 6 we show how to
increase slack on clocktree paths optimally.
We should note that the above method can also be used for static timing analysis
with transparent latches, without changing clock arrival times:
5. Balancing slacks on signal paths
Having computed the optimal cycle time T subject to the constraints described in
Section 3, we now increase the slack on the signal paths. This is very important: First
of all, at the time when the clock schedule is optimized, the propagation delays can
only be estimated. Positive slacks on most paths make the chip less sensitive to routing
detours, process variations and manufacturing skew. Moreover, if one tries to optimize
the cycle time further (e.g. by diRerent logic implementation or placement), only few
paths have to be considered.
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If *maxvw and *
min
vw are the slacks on the signal path from v to w for late mode and
early mode respectively, the constraints (6) and (7) become
xv + tmaxvw + *
max
vw 6 xw + &vwT (6
′)
and
av + yv + tminvw − *minvw ¿ bw + yw + (&vw − 1)T: (7′)
The task is to maximize the slack variables *maxvw and *
min
vw for as many signal paths as
possible such that there is a solution for the linear inequalities (4), (5), (6′) and (7′)
for a given cycle time T .
To make this precise we introduce the following partial order relation on the set of
all solutions:
De"nition 5.1. Let (*1; : : : ; *k) and (*′1; : : : ; *
′
k) be two vectors (of slack variables). Let
 be a permutation on {1; : : : ; k} such that *(1)6 *(2)6 · · ·6 *(k) and ′ be a permu-
tation such that *′′(1)6 *
′
′(2)6 · · ·6 *′′(k). We say that solution (*1; : : : ; *k) is better
than solution (*′1; : : : ; *
′
k) if (*(1); : : : ; *(k)) is greater than (*
′
′(1); : : : ; *
′
′(k)) in lexico-
graphic order; i.e. if there exists an l; 16 l6 k; such that *(i) = *′′(i) for i¡ l and
*(l)¿*′(l).
The slack balancing problem consists of 2nding a solution of (4), (5), (6′) and (7′)
such that the vector of all slack variables is best possible.
In other words, we look for a solution of (4), (5), (6′) and (7′) such that the vector
of all slack variables in nondecreasing order is lexicographically maximal.
The following example illustrates this de2nition: Suppose we have four signal paths,
one solution with late-mode slacks (*maxvw ) 0; 1; 3; 0 and early-mode slacks (*
min
vw ) 2; 3; 1; 0
and another solution with late-mode slacks 0; 2; 2; 0 and early-mode slacks 5; 2; 1; 3. We
sort both solutions with increasing slack regardless of the slack being for late mode
or early mode: (0; 0; 0; 1; 1; 2; 3; 3) for the 2rst solution and (0; 0; 1; 2; 2; 2; 3; 5) for the
second solution. The second solution is better.
It will be shown that any optimum solution for the slack balancing problem has
the same vector of slack variables. We now describe an algorithm which 2nds this
solutions. It proceeds as follows:
The slacks of all signal paths are increased simultaneously until they cannot be
increased anymore, i.e. some constraints, which form a directed circuit, are already
tight. Then we take the subset of all signal paths on which the slack can still be
increased and continue to increase the slack on these signal paths.
The same digraph G′ = (V; E) as in Section 4 is constructed, but the costs are
diRerent. The optimal cycle time T is already computed and should not change, it
becomes part of the cost of the respective edges.
The parameterized edges are now those which correspond to constraints with *maxvw or
*minvw (i.e. (6
′) and (7′)), all other edges are not parameterized. The parameter ( now
represents the slack of all signal paths.
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We 2rst compute again the maximum value ( such that G′ contains no negative
circuit, using the parametric shortest path algorithm described in Section 4. This value
is zero (if T was the optimal cycle time), and so is the slack of all signal paths for
which the corresponding edges belong to the zero cost directed circuit C found by
the algorithm. Increasing the parameter ( of any of the parameterized edges on C is
impossible, because it would result in a negative circuit. All edges on C lose their
parameter, only the parameter of all other edges is increased.
C is contracted, and the costs of the edges leaving and entering C are adjusted: Let
z be the vertex to which C is contracted, and let w be the vertex of C nearest to the
root r in the last tree Tk computed. For a vertex v of C denote by c(Pwv) the cost of
the path from w to v in Tk for parameter (k .
For an edge e=(v; u) leaving C, i.e. v belongs to C but u does not, the corresponding
new edge e′=(z; u) after the contraction gets the cost c(e′)=c(e)+c(Pwv). For an edge
e= (u; v) entering C, the corresponding new edge gets the cost c(e′) = c(e)− c(Pwv).
The algorithm continues to increase the parameter ( and to change the tree such that
it remains a shortest paths tree until the next directed circuit of zero cost is found. The
value of the parameter ( at this state is again the slack of the signal paths for which
the corresponding edges belong to the directed circuit.
We can now prove that the solution computed by this algorithm is the optimum
solution with respect to De2nition 5.1:
Theorem 5.2. The algorithm described above 5nds an optimum solution to the slack
balancing problem. Moreover; any optimum solution for the slack balancing problem
has the same vector of slack variables.
Proof. Whenever the algorithm 2nds a directed circuit of zero cost; the parameters of
all parameterized edges of the circuit have the same value and so all the slacks of the
corresponding signal paths are equal. Increasing the slack of one of these signal paths
is only possible by decreasing the slack of another signal path; but this would result
in a solution which is worse.
The algorithm presented here is a modi2cation of the algorithm for the minimum
balance problem described by Young et al. [22]. For the minimum balance problem
all edges of the directed graph G are parameterized. Here only some edges are pa-
rameterized, namely those edges which correspond to constraints of signal paths with
variables *maxvw or *
min
vw .
This is also the reason why we speak of balancing the slacks: the slacks are increased
and distributed “equally” on the signal paths.
With an e:cient implementation the worst-case running time of the algorithm de-
scribed above is O(nm+ n2 log n).
But note that it is not necessary to run the algorithm to the very end. The algorithm
can be stopped at any time, e.g. when the certain value of the parameter ( is reached.
Then the slack of the signal paths are only increased up to this value. Since slacks
exceeding a certain amount are usually not interesting this option is used in practice;
see Section 7.
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6. Balancing slacks on clocktree paths
Prescribed arrival times for clock signals at latches cannot be realized since process
variations make it impossible to predict the exact arrival times. This is usually taken
into account by adding a constant to the cycle time. If one has an interval [ys−*s; ys+*s]
of valid clock shifts for each latch s (instead of a 2xed number ys) feasible arrival
times are much easier to realize and a smaller cycle time can be achieved (see also
[13]).
Clocktrees with prescribed skews can be designed by basically the same algorithm
as zero-skew clocktrees. Although this can be done quite e:ciently, prescribed skews
(zero or not) make detours in the clocktree wiring necessary. If one has intervals for the
arrival times of the clock signals one can design clocktrees with signi2cantly smaller
wirelength; see e.g. [5]. We show how to achieve large intervals for as many latches
as possible.
So for each latch s we introduce an additional variable *s: the clock signal is 1 in
the interval [as + y′s; bs + y
′
s] for some y
′
s ∈ [ys − *s; ys + *s]. All constraints must be
met for all possible values of y′s within this interval. *s can be considered as the slack
on the clocktree path ending at latch s.
With these additional variables *s for all latches we can reformulate the linear in-
equalities:
as + ys + *s6 xs6 bs + ys − *s; (5′′)
av + yv − *v + tminvw ¿ bw + yw + *w + (&vw − 1)T: (7′′)
The problem is solved similarly to the slack balancing problem for signal paths (Section
5), but some modi2cations are needed since inequality (7′′) contains the slack variables
*v and *w of two diRerent latches v and w which are connected by a signal path.
For each constraint (7′′) we introduce an additional variable mvw and split the in-
equality into two:
av + yv − *v + tminvw ¿mvw;
mvw¿ bw + yw + *w + (&vw − 1)T:
Now each inequality contains at most one slack variable *s, and if it contains the
variable *s, then it contains also the corresponding variable ys.
As before we construct a digraph G′ with a vertex for each variable and an edge for
each inequality. An edge is parameterized if and only if the corresponding inequality.
An edge is parameterized if and only if the corresponding inequality contains a slack
variable *s. But in contrast to the problem of balancing slacks on signal paths (described
in Section 5) we now have several inequalities with the same slack variable *s.
We use a similar algorithm to that of the previous section. Now it might happen
that when a directed zero cost circuit C is found and contracted there is an edge e on
C and an edge f not belonging to C with the same slack variable. In this case the
value of this slack variable is already determined; the parameter of f must not increase
anymore. Edge f (and other edges with the same slack variable) get the cost which
they have with the current value of the parameter, they are no longer parameterized.
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Observe that all edges which lose their parameter have at least one vertex belonging
to C, namely the vertex corresponding to the variable ys.
The cost of these edges are adjusted with the contraction of the directed circuit,
hence the running time of the algorithm does not change.
In Section 5 we have balanced the slacks on the signal paths, in this section those
on clocktree paths. We 2nally show that it is also possible to balance the slacks on
signal paths and clocktree paths simultaneously. Constraint (7) is substituted by
av + yv − *v + tminvw − *minvw ¿ bw + yw + *w + (&vw − 1)T: (7′′′)
We look for a solution of constraints (4), (5′′), (6′) and (7′′′). For each constraint
(7′′′) we introduce two additional variables m′vw and m
′′
vw and replace the constraint by
the following three inequalities:
av + yv − *v¿m′vw;
m′vw + t
min
vw − (&vw − 1)T − *minvw ¿m′′vw;
m′′vw¿ bw + yw + *w:
Then we apply the same algorithm as above. We obtain:
Theorem 6.1. The slack balancing problem for signal and clocktree paths (constraints
(4); (5′′); (6′) and (7′′′)) has a unique optimum solution which can be computed in
time O(nm+ n2 log n) where n is the number of primary inputs; primary outputs and
latches and m is the number of signal paths.
Proof. It can be derived in the same way as in the proof of Theorem 5.2 that the
optimum solution is unique and that the algorithm 2nds it.
In order to see that the running time is of the given order, observe that the new
vertices added for the constraints have only one incoming edge. Such an edge can never
be exchanged during the parametric shortest path algorithm unless it is contracted.
By the results of Young et al. [22] it is su:cient to show that the total number of
pivot steps is O(n2). During the algorithm let X be the set of all original vertices in
G′ (not those resulting from subdividing edges) plus all vertices which have emerged
by contraction. For each vertex v∈X consider ’(v) = 5|X | − .(v), where .(v) is the
number of parameterized edges on Prv. ’(v) is positive and bounded by O(n) as is
|X |.
At each pivot step there is at least one vertex v∈X for which .(v) increases, hence∑
v∈X ’(v) strictly decreases.
Finally, we show that
∑
v∈X ’(v) does not increase due to contraction. If a directed
circuit is contracted, then .(v) can decrease by at most two (for incoming and leaving
edges of the directed circuit) plus three times the number by which |X | decreases (the
number of vertices in X on the directed circuit minus one). This is compensated by the
term 5|X | in ’(v). Moreover, for each new vertex z which enters X by the contraction
there is at least one vertex v with ’(z)6’(v) which leaves X .
Hence the expression
∑
v∈X ’(v) never increases and strictly decreases with each
pivot step. Since it is O(n2) initially and nonnegative throughout, the number of pivot
steps is O(n2).
118 C. Albrecht et al. / Discrete Applied Mathematics 123 (2002) 103–127
7. Computational results
We have implemented the algorithm in C, all runs are on an IBM RISC System=6000
Model 595. Our algorithm has been applied, among others, to the G3 series of IBM
S=390 processor chips [3] (L2 and PU) and the latest follow ups (MBA). For details of
the design system see Koehl et al. [8] and Kick et al. [7]. Table 1 shows the diRerent
chips with target cycle time, number of circuits, nets, pins and primary inputs and
outputs (IOs, some of which are bidirectional) and the number of signal paths. See
also Fig. 10 for a placement of the MBA chip.
Table 1
Characteristics of three chips
Chip Target cycle time (ns) Circuits Nets Pins Primary IOs Latches Signal paths
L2 6.5 87 177 103 590 339 351 928 17 032 1 173 132
PU 6.5 164 056 171 666 591 410 744 17 265 2 670 459
MBA 4.46 394 257 402 373 1 441 312 586 40 639 1 475 535
Table 2
Size of the digraph G′ constructed for balancing slacks on signal paths
Chip Nodes Edges
L2 52 999 2 103 937
PU 68 932 5 433 150
MBA 268 153 3 637 831
Table 3
Total running time in seconds for evaluating the timing of the chip by
simple propagation (timing) and creating all constraints (creation)
Chip Timing Creation
L2 104.11 419.71
PU 178.67 1377.62
MBA 859.25 1006.31
Table 4
Improvement of the worst slack and the number of critical signal paths for the three diRerent chips
Chip Worst Number of signal paths with late mode slack *maxvw smaller than
slack ¡− 0:2 ¡− 0:1 ¡ 0:0 ¡ 0:1 ¡ 0:2 ¡ 0:3 ¡ 0:4 ¡ 0:5
L2 Before optimization −0:048 0 0 594 731 740 5781 9541 11938
After optimization 0:313 0 0 0 0 0 0 0 672
PU Before optimization −0:103 0 1 143 1384 11349 51578
After optimization 0:060 0 0 0 44 1617 44285
MBA Before optimization −0:224 5 44 400 2633 9901 21780
After optimization −0:051 0 0 28 89 2283 18768
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Table 5
Total running time in seconds for the main optimization routine: for computing the optimal cycle time and
for balancing slacks on late and early mode constraints and also clocktree paths up to diRerent values for
(late, (early and (clock
Chip Cycle time (late (early (clock (late (early (clock
=0:1 =0:1 =0:05 =0:2 =0:2 =0:1
L2 153.21 4.91 6.93 11.56 4.94 31.87 300.54
PU 19.45 22.35 123.33 569.68 113.68 326.17 13004.25
MBA 20.36 37.63 135.48 671.48 81.34 259.43 92490.36
Chip (late (early (late (early (late (early
=0:3 =0:3 =0:4 =0:4 =0:5 =0:5
L2 5.45 97.48 104.80 634.16 282.21 1608.97
PU 1140.04 1768.60
MBA 212.60 11011.82
In addition to the constraints described so far further technical restrictions had to be
taken into account. For example, for some master–slave latches it is required that the
data signal arrives at the latch before the rising time of the clock signal of the slave
latch (end-of-cycle test). In this case one has a constraint of the form
xv + tmaxvw 6 aw + yw + &vwT:
Moreover, for certain registers (which can be regarded as sets of latches) simulta-
neous clock signals are required. In this case only one y-variable for these latches is
needed. For implementation reasons we still have separate y-variables and constraints
of type yv + 06yw and yw + 06yv. This explains the diRerences in the number of
vertices and edges of the graph G′ in Table 2 to the numbers which one would expect
by Table 1.
Our program consists of two main parts: 2rst the constraints are generated by simple
forward propagation for late mode and early mode constraints. During the propagation
we store at each circuit the set of all primary inputs and latches from which this
circuit can be reached, along with the maximum propagation delay for late mode, resp.
the minimum propagation delay for early mode. Table 3 shows the running times for
the generation of all constraints for the three diRerent chips. A detailed description
of the timing analysis program can be found in Schietke [15]. The running times
for simple propagation (computation of arrival times and slacks only) are shown for
comparison.
The second step consists of the main optimization algorithm. Rather than increasing
the slacks on late mode and early mode constraints simultaneously, we 2rst increase
the slacks on late mode constraints up to a certain value (late while ignoring all early
mode constraints. Then we add all early mode constraints and increase the slack on
these constraints up to (early. For this the late mode constraints are added with unpa-
rameterized edges, such that the slack of late mode constraints with slack smaller than
(late does not decrease and the slack of all other late mode constraints remains at least
(late. The reason for treating late and early mode constraints diRerently is that early
120 C. Albrecht et al. / Discrete Applied Mathematics 123 (2002) 103–127
Fig. 6. Slacks of late mode constraints (*maxvw ) without optimization for the MBA.
Fig. 7. Optimized late mode slacks (*maxvw ) for the MBA.
mode problems can usually be 2xed quite e:ciently by inserting a buRer (=2 invert-
ers). Finally, we balance the slacks on clocktree paths up to a value (clock as described
in Section 6. Again it is assured that the slacks of late and early mode constraints do
not decrease below the value to which they were optimized.
Obviously, the result of the optimization depends on the length of the interval given
by ls and us specifying by how much the clock signal arrival time can be shifted from
its nominal value. For the L2 and PU designers called for ls =−0:4 ns and us =0:4 ns
for most of the latches. However, for 42.8% of the slave latches and 1.4% of the
master latches of the L2 we had a prescribed arrival time of the clock signal, i.e.
ls = us = 0:0 ns. On the PU 1.4% of all master latches and 25% of all slave latches
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Fig. 8. Slacks of early mode constraints (*minuw ) without optimization for the MBA.
Fig. 9. Optimized early mode slacks (*minuv ) for the MBA.
had ls= us=0:0 ns. On the MBA most of the latches had ls=−0:4 ns and us=0:5 ns,
but 1.99% of the master latches and 9.65% of the slave latches had ls = us = 0:0 ns.
Table 4 shows the worst slack of all late mode constraints before and after optimiza-
tion with respect to the target cycle time mentioned in Table 1. This means that the
L2 could run with a cycle time of 6:5 ns + 0:048 ns = 6:548 ns before the optimization
and with a cycle time of 6:5 ns− 0:313 ns=6:187 ns after optimization: the cycle time
was improved by 5.5%. Similarly, the cycle time of the PU was improved by 2.5%
and the cycle time of the MBA by 3.7%.
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Fig. 10. MBA Placement.
Fig. 11. Signal path on MBA with slack ¡ 0:2ns before and after optimization.
Table 4 also shows the number of signal paths with late mode slack smaller than
−0:2 ns;−0:1 ns; : : : . This demonstrates how dramatically the number of critical paths
decreases.
In Table 5 the running times for the algorithm for the three chips for computing the
optimal cycle time and for balancing slacks for diRerent scenarios with (late, (early and
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Fig. 12. PU Placement.
Fig. 13. Signal Paths on PU with slack ¡ 0:2ns befor and after optimization.
(clock are shown. Again, all late mode slacks are taken with respect to the target cycle
times.
Fig. 6 shows a frequency distribution of the slacks of all late mode constraints for
the MBA for the case that no optimization is possible (i.e. ls = us = 0:0 ns for all
latches s). The 2rst column shows the diRerent intervals, the second column gives
the number of signal paths whose slack is within the interval and the third column
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Fig. 14. Shifting time (y) of master latches.
Fig. 15. Shifting times (y) of slave latches.
gives a graphical representation of this number by a proportional number of stars. For
example, it can be read from Fig. 6 that the MBA without optimization has 101 signal
paths with −0:100 ns6 *maxvw ¡ − 0:050 ns. Fig. 7 shows the corresponding frequency
distributions of late mode constraints after optimization for (= 0:2 ns.
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Fig. 16. Slack on clock tree s paths of master latches.
Fig. 17. Slack on clock tree s paths of slave latches.
Figs. 8 and 9 show the same for all early mode constraints. Increasing the slacks on
late mode constraints makes the worst slack of all early mode constraints worse, but
nevertheless the total number of early mode constraints with negative slack decreases
considerably.
Fig. 11a and b shows the eRect of slack balancing at a glance. Each line connects
the endpoints of a critical path, with respect to the placement shown in Fig. 10. The
colours have the following meaning:
• red lines represent signal paths with a negative late mode slack;
• yellow lines represent signal paths with a late mode slack between 0.0 and 0:2 ns;
• blue lines represent signal paths with a negative early mode slack;
• green lines represent signal paths with an early mode slack between 0.0 and 0:2 ns.
The left-hand side is the situation before optimization, the right-hand side shows that
after optimization only very few critical areas remain. Fig. 13a and b is the analogous
picture for the PU, with respect to the placement shown in Fig. 12. Figs. 14 and 15
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show the frequency distribution of the y-variables (shifting times of clock signal arrival
times at latches) of all master and slave latches respectively. The values correspond
to the achieved slacks in Figs. 7 and 9. One can observe that more than 75% of all
y-variables are with in ±0:2 ns.
Finally, in Figs. 16 and 17 the result of balancing the slacks on clocktree paths is
shown. Even though the slacks on late mode and early mode constraints have already
been increased up to 0:2 ns, the clock signal for most of the latches still does not have
to arrive at exactly the prescribed time.
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